RECEIVED CENTRAL FAX CENTER AUG 2 1 2007

LAW OFFICES OF

McGINN INTELLECTUAL PROPERTY LAW GROUP, PLLC

A PROFESSIONAL LIMITED LIABILITY COMPANY
PATENTS, TRADEMARKS, COPYRIGHTS, AND INTELLECTUAL PROPERTY LAW
8321 OLD COURTHOUSE ROAD, SUITE 200
VIENNA, VIRGINIA 22182-3817
TELEPHONE: {703} 761-4100

FACSIMILE/DATA: (703) 761-2375; 761-2376

E-MAIL: MCGINNGIBB @ AOL.COM / ADMIN @ MCGINNIPLAW.COM SENDER'S E-MAIL: FCO OPERRIDER @ MCGINNIPLAW.COM

SEAN M. MCGINN
PHILLIP E. MILLERL
FREDERICK E. COOPERRIDERL
SCOTT M. TULINO
DONALD J. LECHERL
PETER F. MCGEEL
DONALD A. DIPAULAL
LMEMBER OF BAR OTHER THAN VA

August 21, 2007

VIA FACSIMILE (Total No. of Pages Transmitted: 28)

To: Ex

Examiner Vicary

Group Art Unit No. 2183

Facsimile No.: (571) 273-8300/270-2314

From: Frederick E. Cooperrider

Facsimile No.: (703) 761-2375 or 76

Re:

Slides for Telephone Interview

7037612376

U.S. Patent Application Serial No. 10/671,889

Attorney Docket No. YOR.464

Examiner Vicary:

Enclosed are powerpoint slides to be discussed at today's telephone interview at 2:00. To join in the conference call, please dial 866-867-8308, then enter passcode 4192240 followed by # sign. If you have trouble joining the telephone interview, please call my office number at 703-761-4100.

Thank you in advance for your kind consideration on this case.

Very truly yours,

Frederick E. Cooperrider Registration No. 36,769

FEC/fec Enclosure

Patent Application 10/671,889 aka 170

Fred Gustavson

IBM Research August 6, 2007

N

Overview of Talk

- Respond to OAS of 7/16/07
- 2 to 26(a. to d.): double patenting
- □preloading and pre-fetching are different
- 27-41(e. to j.) :112 rejections
- 42-46(k. to I.) :101 rejections 47-58:102 rejections

Overview of Talk continued

- 59 to 63: response to 6/17/07 arguments
- 64-66(m.): Conclusions
- ⊐new Gustavson reference of 1994 refers to l algorithmic pre-fetching
- Ithis patent refers to new forms of L3 prefetching

Overview of Talk continued

 $\boldsymbol{\sigma}$ Try to resolve issues before we produce second Amendment (called A from now on)

□can we resolve any rejected 101 claims?

□can we resolve any rejected 112 claims? ⊐can we resolve any rejected 102 claims?

□can we resolve double patenting claim?

08\21\2007 13:05 7037612376 MCGINN IPLAW GROUP



82/90

∃9∀d

Attached Floating Point Units

1 is not directly attached to I

⊐L0 is the register file of FP\

data must arrive in L1 that is optimal for loading into L0

pre-fetching get data to L1

pre-loading get data to L0

non-optimal and optimal cases for L1 to L0

Attached Floating Point Units 2

- multiple load instructions
- ☐ quad loads done twice as fast as double loads
 - ☐ data for quad loads must be contiguous
- multiple loads not part of Gustavson 1998
- pre-fetching does no good unless quad loads can be nseq
- standard data structures cannot be used for multiple loads
- register blocking of co-pending patent ..888 is required for use of multiple loads

Attached Floating Point Units 3

- standard data structures requires 2NB + MB prefetch streams
- some processors do not provide 12 or 18 pre-□ typical values are NB=MB= 4 or 6 fetch hardware streams
- IBM BG/L processor is an example
- streams is 3 which is minimal for matrix mulf with register blocking the number of such
- register blocking with minimum number of prefetch streams is not in Gustavson references

MCGINN IPLAW GROUP

Jouble Patenting Issues

- Even for some older machines without an attached FPU there was a distinction between pre-fetching and preloading
- machines since the Gustavson references We now concentrate only on newer
- consider using standard data structures so that data arrives in L1 that cannot use multiple loads

Double Patenting Issues 5

- incorrect for the application of matrix multiply one must use multiple loads which will be
- nstructions that can be overlapped with FPL some processors allow FPU register load multiple operations
- □ this is a case where a new form of pre-loading can be utilized
- this new form of pre-loading is not covered in the Gustavson references

đ

tems 2 to 26 discussions:

Item 5: do you now see a distinction between pre-fetching & preloading?

□ pre-fetching gets data into L1

□data may not be contiguous for multiple load instructions

⊐must use multiple load instructions to get peak FPU performance



Items 2 to 26 discussions:

- pre-loading uses overlapping load instructions of the FPU unit
- □ different from multiple load instructions of the load store unit of a processor
- corrected by using overlapping load instructions of the □ incorrectly loaded data by multiple load instructions is FPU unit
- above procedure is a new form of pre-loading not described in the Gustavson references

Ξ

tems 2 to 26 discussions;

- current 5 i, ii, slides are novel and
- specifics here that disallow these obvious to one skilled in the art teachings on some processors a. of OAS: agreed; however,

3

did not understand this item

ems 27 to 41 discussions

our patent only addresses L3 pre-fetching think this is not new matter

discussions

Examiner Vicary (EV) is could remove if adamant

discussions: tems 27 to 41

- we will say we decrease time but only at the cost of increasing effort
- with new more specific claims item 38 may become moot

discussions: 39:41

we agree with EV's comments

ems 42 to 46 discussions:

we agree with EV's comments

œ

9762137607

tems 47 to 58 discussions

- Gustavson only gives general guidelines
- the current invention is about new forms algorithmic pre-fetching not covered in Gustavson
- processors which did not exist at the these new forms apply recent new when Gustavson was published

ems 47 to 58 discussions:

be specific to the new forms of pre-fetching new claim

tems 47 to 58 discussions: 50

- be multiple loads of a special type need to overcome
- the Gustavson paper does not discuss aspect of the current invention
- new claim 1 will address how this I aspect can be handled

22

ms 47 to 58 discussions: 51:58

■ see discussion of item 50

tems 59 to 63 discussions:

address new specific claims will objection see slides 5 to 9 of this presentation

9262192607 13:05 703712/80

24

new claim(s) will address EV's object

5

tems 59 to 63 discussions: 62

- new claim(s) will address EV's objection
- references in the Gustavson references could not find Linear Algebra compiler
- amendment which are re-stated in slides see pages 11 and 12 of the 6/19/07 to 9 of this presentation

tems 59 to 63 discussions:

ines 3 to 7 of item 7 will be incorporated nto the new set of claims

tems 64 to 66 discussions: 64

cannot be a linear algebra (LA) compiler is that an array is not a matrix. this fact is not the reason any conventional compiler in the new Gustavson reference B.

any claim about a LA compiler will not be obvious from reference B

reference B refers to L2 pre-fetching. invention is about L3 pre-fetching 27

Teld telephological Editor